Graduate student from NCSU with specialization in ASIC/ CPU Design & Verification and experience in Verilog, System verilog.
