San Jose State MS EE ,Accomplished DMAC Controller, Mips Pipelined Processor Design, Asynchronous FIFO during my masters. My Under Grad Education gave me a chance on working on a FPGA related project. I have done multiple projects in different department
